Logic synthesis for cellular architecture FPGAs using BDDs

| In this paper, an e cient approach to the synthesis of CA(Cellular Architecture)-type FPGAs is presented. To exploit the array structure of cells in CA-type FPGAs, logic expressions called Maitra terms, which can be mapped directly to the cell arrays are generated. In this approach, a BDD is modi ed so that each node of the BDD has another branch which is an exclusive-OR of the two branches of a node. Once the modi ed BDD is obtained, a traversal of the BDD is su cient to generate the Maitra terms needed. Since a BDD can be traversed in O(n) steps, where n is the number of nodes in the BDD, Maitra terms are generated very e ciently. This also removes the need for generating minimal SOP or ESOP expressions which can be costly in some cases. The experiments show that the proposed method generates better results than existing methods.